

Electrical Silicon Spin Qubits: A Probable Route to Scalability

Santu Sardar^{1*}, Mamta Khaneja²

¹DRDO Young Scientists' Laboratory for Quantum Technologies (DYSL-QT), Mumbai-400076, India

²Solid State Physics Laboratory (SSPL), DRDO, New Delhi – 110054, India

Abstract: Efforts to develop a large-scale quantum computer are being pursued world-wide with the major challenges coming from realization of good quality qubits with high coherence times and also in having scalable device architecture. The engineering problems related to better qubit connectivity and efficient qubit control need also to be simultaneously addressed. Development of quantum dot based silicon spin qubit architecture with an electrical interface for qubit initialization, control and readout seems to be a probable futuristic route to address these challenges and to lead way for possible realization of a practical quantum computer. The paper discusses these two aspects of scalability and engineering of a quantum-classical device interface for the silicon semiconductor spin qubits.

Key Word: silicon spin qubits, quantum dots

Date of Submission: 28-02-2021

Date of Acceptance: 16-03-2021

I. Introduction

Quantum mechanics is a branch of physics which explores the working of physical world at the most fundamental atomic and sub-atomic level. Ever since the beginning of the quantum computing paradigm in the 1980s, Richard Feynman¹ and David Duetsch² envisioned to harness these unique quantum phenomena for information processing. Quantum computing takes advantage of various quantum phenomena which are fundamentally different from that of classical computing. Quantum computing is a challenge - as the physical world is quantum mechanical, it is a fundamental challenge to utilize the promises and limitations of quantum mechanics for processing of information. Quantum bits or 'qubits' are the fundamental data components of quantum computing. A qubit is essentially a quantum mechanical two-level-system which operates according to one of main the principle of quantum physics - superposition. Unlike an ordinary bit, a qubit can encode a superposition of values i.e. can exist not only in the two states 0 or 1 but also in a linear superposition of these two states with certain probabilities³. To build a quantum processor, we first need to form a qubit using a physically addressable pair of quantum levels. The next fundamental requirement is to be able to operate with multiple qubits by way of coupling between the qubits. The final requirement is to have a qubit state measurement capability in a reliable manner without degrading or destroying the quantum information. In order to achieve this, it is necessary to perform the measurements within the qubit coherence time.

The paper first discusses the different qubit fabrication routes. The emphasis is on the suitability of silicon quantum dot based spin qubit architecture which has advantages both in terms of longer coherence times as well as qubit scalability. A practical quantum computer implementation will have millions of such qubits with the requirement of millions of control lines. A large scale classical control infrastructure thus needs to be implemented. However, classical electronics for qubit control have large footprint and operate at room temperature. This makes it difficult to scale up the number of qubits. It will be very useful to develop control electronics with reduced footprint and operational ability at cryogenic temperature to enable faster device operation and scalability. The real challenge is to have reliable qubit control without getting affected by the external environment and losing coherence. This critical aspect along with the feasibility for realizing Field Programmable Gate Array (FPGA) based control electronics operable at cryogenic temperature is also discussed briefly.

II. Qubit Implementation Methodologies

The physical implementation of qubits started with the Nuclear Magnetic Resonance (NMR) and Trapped Ion techniques. NMR based qubits use the nuclear spin of atoms within a molecule as the quantum mechanical system. When such a spin is subjected to a strong static magnetic field B_0 it can align or anti-align with this static field, defining the two states 0 or 1. A number of algorithms including Deutsch-Jozsa algorithm⁴, Grover's search algorithm⁵ and Shor's factoring algorithm⁶ have been implemented in NMR. However, these nuclear spins have a low polarization at room temperature making it very difficult to measure the magnetic moment. Scalability of such qubits is also a major concern. These two aspects are the main drawbacks

when using NMR technique for quantum computation. Qubits were later implemented using trapped ions. Cirac and Zoller⁷ first proposed such implementation in 1995. In that proposal, the qubits were defined as the electron or the nuclear energy states of ions, confined and trapped using appropriate electromagnetic fields. Coulomb interaction forms the basis of coupling the multiple qubits through collective motion of ions in the trap which are controlled using lasers. The inherently long coherence times of ions led to the rapid progress in trapped ion based quantum computing⁸. However, it was realized that scalability is a major issue as the complexity of controlling the ensemble rises with the number of ions squared. So, scalability has remained an outstanding challenge for both NMR and trapped ions-based qubit principle though they have been quite successful in demonstrating good coherence properties.

Solid state approaches for qubit implementation show promise of large-scale integration of a number of qubits along with long coherence times. These qubits fall under 2 major categories: superconducting qubits and semiconducting qubits. Under the semiconducting qubits come the Nitrogen-Vacancy (NV) centers in diamond⁹⁻¹⁰, implanted phosphorous donors in silicon¹¹ and electron spin qubits in quantum dots¹²⁻¹³.

In the year 1999, the first coherent oscillation was observed on charge qubits based on the superconducting principle¹⁴. Today they are the leading system in solid state quantum computing¹⁵. These qubits are simply electronic circuits containing lithographically defined Josephson tunnel junctions, capacitors, inductors, and interconnections with the qubit state. These are determined by the number of Cooper pairs which tunnel through the Josephson junction. As the qubit size is relatively large, hence fabrication is relatively easier and not that critical. Therefore, these qubits seem to be one of the strong contenders for the realization of the first quantum computers. The major drawbacks however come in terms of having shorter qubit coherence times, increase in device size and higher power consumption when trying to incorporate billions of such qubits.

Another alternative solid state qubit fabrication route which is recently being pursued worldwide is the semiconductor route. This route encompasses several approaches which include NV (nitrogen-vacancy) centers in diamond, impurity atom doping and the quantum dot based approach. NV fluorescence is dependent on the spin-state because of its energy level structure. The spin state of a NV center can be controlled coherently with the help of resonant microwave fields. NV centers show long spin coherence times even at room temperature because carbon lattice is nearly free of nuclear-spin and has low spin orbit coupling. Apart from this approach, Dr. Kane in 1998¹¹ also proposed the idea of using dopant phosphorus nuclear spins as the states of a qubit. He proposed to place the dopant phosphorus nucleus in spin-free ²⁸Si by locating two ³¹P atoms under two adjacent electrodes. Phosphorus nuclear spins were used as qubits with quantum information stored either in the donor electron, or in the single ³¹P nuclear spin state, which can be accessed using the electron-nuclear hyperfine coupling¹⁶. Both these approaches require atomic level precision accuracy to embed donor atoms in a matrix of silicon. They show advantage in terms of longer spin lifetime and thus longer coherence but it is very difficult to precisely dope the donor atoms and connect (or entangle) them in a controlled manner which is of prime importance to perform quantum computations. So both these approaches are not feasible in terms of large scale qubit implementation.

Quantum dot based spin qubits


As an alternate approach to atomic confinement, electrons can be confined as quantum dots (QDs) in a heterostructures i.e. at the interface of two materials having different band gaps. This posed critical requirement in terms of fabrication as we needed to make the quantum dot small enough to show atom like electronic states¹⁷. So the approach started getting visibility only in the late 1990s, when there were significant improvements in the existing lithographic and nanofabrication techniques. Hayashi et al¹⁸ first reported Quantum dot based coherent oscillations on charge qubits. These charge qubits can achieve high energy splitting. Though this makes it easier to observe the quantum state, but this also makes the qubits more prone to get affected by noise and electrical field. On the other hand, the magnetic moment or the electron spin offers better environmental isolation and is less prone to electric and magnetic field fluctuations. Hence the use of spin qubit states in place of the charged electronic orbital states, offers advantage in terms of longer coherence times. Loss and DiVincenzo¹⁹ were the first to propose this scheme which uses the spin orientations of a single electron trapped in a semiconductor quantum dot, to define the qubit states. Such a quantum dot holding the electron spin was first realized in a GaAs/AlGaAs heterostructures. Negative voltages were applied to gate metal electrodes at the interface which led to the confinement of the quantum dot. Application of a magnetic field of suitable strength, to this structure resulted in Zeeman splitting of the electron spin states leading to the formation of the required two-level quantum system with the upwards or downwards pointing spin representing the two basis states of the qubit²⁰.

A major concern with such a device structure was a small resulting coherence time. This was identified to be due to non-zero nuclear spin of all the isotopes of Ga or As which lead to the dephasing of the electron-spin two level structure through hyperfine interactions between the nuclear and electron spins²¹. Hence, Si/SiGe heterostructures to confine the electrons spins in quantum dots was later considered as a more favorable material

in comparison. Nuclear spins are absent in the more-abundant ^{28}Si (~ 96%) isotope and they exhibit a weak spin-orbit coupling, leading to a higher coherence times of few hundred milliseconds. However, the challenge in using Si/SiGe heterostructures was the less developed nanofabrication techniques for Si/SiGe than those used for fabricating the corresponding GaAs based quantum dots. Two new developments in this area helped in overcoming this problem. The first was the use of high-resolution lithography techniques by Eriksson's group, University of Wisconsin and the second was the growth of high-quality heterostructures. These two major developments led to the fabrication of Si/SiGe quantum dot with the capability to be tuned to the few electron regime²². Among different proposals for silicon spin qubit implementation²²⁻²³, single electron occupation in a quantum dot was first achieved by Lim et al and Zwanenburg et al in 2009²⁴⁻²⁵.

Over the years, microelectronics industry has witnessed exponential progress in silicon and scalability techniques have been well established in the regime of Complementary Metal–Oxide–Semiconductor (CMOS) microelectronics industry. This led to the possibility of electron confinement to 2 dimensions and for creating complex structures to fabricate the desired silicon spins qubits. The gate defined CMOS quantum dot architectures satisfies the DiVincenzo criteria of scalability, single electron spin initialization, longer coherence time, qubit control (gate operation) and readout. This enables classical computing techniques to make way into quantum devices.

It is thus possible to realize a scalable device architecture using silicon based spin qubits with well defined interactions for large scale quantum computer implementation²⁶. For scalability, Si quantum dots having small electrodes (40-50 nm), can be built uniformly into large arrays using lithographic techniques with additional elements such as Quantum Point Contact (QPC) or a Single Electron Transistor (SET) and electron reservoirs built around them. The fabrication process involves trapping single electrons in quantum dots defined electrostatically by surface gates as shown in Fig. 1(a) and (b) in the 2-Dimensional (2D) electron gas at the interface of a Si and SiGe epitaxial layer. The conduction band electrons get accumulated at the interface with their movement restricted only in the lateral direction. On application of negative gate voltage, the 2D electron gas is depleted leading to the formation of quantum dots. Another gate electrode, namely the plunger gate may be used to tune the electrostatic potential of the quantum dot with respect to the reservoirs thus controlling the



charge occupancy of the quantum dot.

Fig. 1 (a) Spin Quantum dots defined electrostatically by surface gates (b) Si/SiGe heterostructure having 2D electron gas at Si-SiGe interface

Thus the critical requirement for having precise control over the size and charge occupancy of the quantum dot leads to the need to fabricate gate structures with nm sized dimensions by using Electron-beam-lithography. Good reproducibility and device tunability can thus be achieved through this approach. This was recently demonstrated in a linear array of nine dots.²⁷

As a further step, a further scaled up device architecture for fabricating a two-dimensional crossbar array of spin qubits was also recently reported in literature²⁸. As per the design, three layers are used to define the qubit and the gate structures. The two-dimensional quantum dot array design demonstrates the possibility for having shared qubit control, a scalable number of control lines and high fidelity operation leading way to support implementation of a scalable, universal quantum computer.

III. PERFORMANCE METRICS

In addition to the scalability aspect, a major challenge and fundamental requirement in quantum computing is isolation of the quantum system from its environment. This is essential as the qubit quantum states are extremely prone to perturbation by the environmental fluctuations which consequently disturbs the desired operations of the quantum system. In order to retain the quantum character of the two-level-system (TLS), it is necessary for the qubit to exist as a phase-coherent superposition state and isolation from the surroundings becomes a deciding factor to achieve the desired phase coherence between different possible states²⁹. Hence, if the system is not perfectly isolated from its surroundings, the coherence property decays with respect to time resulting in quantum decoherence and gradual loss of quantum behaviour. When choosing a particular quantum TLS for qubit realization, long coherence time therefore becomes one of the most desired criteria.

A lot of progress is being made in realizing gate-based quantum computing device architecture. Certain key properties like the qubit number in a hardware module, effective error rates in single and two-qubit gate operations, qubit coherence and inter qubit connectivity, thus become important to monitor the progress being made in this area. The last few years have witnessed tremendous progress in terms of the mentioned key properties, in the field of silicon spin qubit technology. It is now possible to fabricate multiple spin qubits in array form and exhibiting high single qubit gate fidelities of more than 99.9%.³⁰ Reasonably good coherence times ranging from 10s of microseconds to milliseconds have been obtained from these qubits and demonstrations of exchange based 2 qubit gates have also been made³¹⁻³². Hence, it is not hard to envision a computer that would use qubits based on Si technology. One of the leading researchers of the field, Andrea Morello has also quoted, “Based on what we know now, I do imagine that silicon could become the system of choice at the thousands or millions of qubits level.”

IV. CONTROL AND READOUT ELECTRONICS

For efficient quantum scaling, one prime requirement is the development of a control interface which is able to connect the isolated qubits encoding the quantum information with the classical control and readout technology needed to operate them. Individual addressability of electron spins is also needed incase of silicon quantum dots so that it is possible to manipulate them with voltage-dependent electric fields for scalable device operation and the same has been discussed in some very recent publications³³⁻³⁵.

As the number of qubits scales up in future, novel approaches for developing the interface electronics need to be evolved for improved device performance. We need to increase the number and modularity of the independent control channels along with improvement of their performance parameters. Efforts need to be made to decrease the noise and the physical device footprint while increasing the signal bandwidth and the time and amplitude resolution of generated waveforms. Few such technologies to improve the performance of control hardware for silicon CMOS devices have been reported³³.

Along with these aspects, significant improvement in the performance of interface hardware which controls large number of qubits can be achieved if we can embed the control system at cryogenic temperatures³⁴⁻³⁵. This might help in minimization of the signal paths between the quantum and classical interface which may further lead to avoiding timing and synchronization related critical issues. Control electronics architecture implementation of one such system has been done using Field Programmable Gate Array (FPGA) based control electronics, with real time reprogrammable capability even at cryogenics temperatures and is shown in Fig. 2.³⁵




Fig. 2 Cryogenic control platform infrastructure supporting error-correcting micro-architectures

The system reports a time of few 100 ns to carry out qubit read out in a single shot and with nearly 99.9% fidelity. The readout time is limited by various factors. These include the noise of the amplifier and detection systems. The achievable electromagnetic coupling strength between a qubit and the readout circuit also has an effect on the read out time.

The significant point to note however is that many challenges need to be overcome in order to be able to operate an FPGA based board at such cryogenic temperatures, almost 250K below its standard operating range. These include controlling power dissipation and having robust passive components and connectors capable of surviving several cooling cycles without degrading their performance. However, if developed, they can prove to be significant in improving the performance of classical control hardware for developing future quantum technologies.

V. Conclusions

The development of silicon spin qubit technology had a late start in comparison to the two major technologies namely superconducting and trapped ion qubits being widely pursued worldwide. Still, tremendous progress has been made in this technology in the last decade. Based on their performance level, these qubits

have established their suitability and it might be possible that they take a lead for developing future large-scale quantum computers. At present the major hurdle which needs to be overcome is the nanofabrication of these silicon quantum dots and their integration with cryogenic control. Though quite challenging, the same is not unrealistic as shown by the recent advancements in this field.

Acknowledgments

All the authors have contributed equally in discussions and manuscript preparation. The authors thank DRDO for providing opportunity to work in this cutting edge technology. MK acknowledges the support of Director, SSPL, DRDO.

References

- [1]. Feynman, R. P., Simulating physics with computers, *International Journal of Theoretical Physics*, 21, 467 (1982), <https://doi.org/10.1007/BF02650179>
- [2]. David Deutsch, Quantum theory, the Church-Turing principle and the universal quantum computer, *Proc. Royal Society of London A* 400, 97 (1985). doi:10.1098/rspa.1985.0070
- [3]. https://en.wikipedia.org/wiki/Moore%27s_law
- [4]. Chuang, I. L et al, Experimental realization of a quantum algorithm, *Nature* 393, 143 (1998). <https://doi.org/10.1038/30181>.
- [5]. Jones J. A. et al, Implementation of a quantum search algorithm on a quantum computer, *Nature* 393, 344 (1998). <https://doi.org/10.1038/30687>
- [6]. Vandersypen, L., *Experimental Quantum Computation with Nuclear Spins in Liquid Solution*, Ph.D. thesis, Stanford University (2001).
- [7]. J. I. Cirac and P. Zoller, Quantum Computations with Cold Trapped Ions, *Phys. Rev. Lett.* 74, 4091 (1995). <https://doi.org/10.1103/PhysRevLett.74.4091>
- [8]. D. Leibfried et al, Quantum dynamics of single trapped ions, *Rev. Mod. Phys* 75, 281 (2003). <https://doi.org/10.1103/RevModPhys.75.281>
- [9]. F. Jelezko et al, Observation of Coherent Oscillations in Single Electron Spin, *Phys. Rev. Lett.* 92 076401 (2004). <https://doi.org/10.1103/PhysRevLett.92.076401>
- [10]. M. V. G. Dutt et al, Quantum Register Based on Individual Electronic and Nuclear Spin Qubits in Diamond, *Science* 316(5829), 1312 (2007). DOI: 10.1126/science.1139831
- [11]. B. E. Kane, A silicon-based nuclear spin quantum computer, *Nature* 393, 133 (1998). <https://doi.org/10.1038/30156>
- [12]. D. Loss and D. P. DiVincenzo, Quantum computation with quantum dots, *Phys. Rev. A* 57, 120 (1998). <https://doi.org/10.1103/PhysRevA.57.120>
- [13]. J.M. Elzerman et al, Semiconductor Few-Electron Quantum Dots as Spin Qubits, *Lect. Notes Phys.*, 667, 25 (2005).
- [14]. Y. Nakamura et al, Coherent control of macroscopic quantum states in a single-Cooper-pair box, *Nature* 398, 786 (1999). <https://doi.org/10.1038/19718>
- [15]. Clarke, J. and Wilhelm, F. K., Superconducting quantum bits, *Nature* 453, 1031 (2008). DOI: 10.1038/nature07128
- [16]. Tarucha, S et al, Shell Filling and Spin Effects in a Few Electron Quantum Dot, *Physical Review Letters* 77, 3613 (1996). <https://doi.org/10.1103/PhysRevLett.77.3613>
- [17]. Fujisawa T, et al, Spontaneous Emission Spectrum in Double Quantum Dot Devices, *Science* 282, 932 (1998). DOI: 10.1126/science.282.5390.932
- [18]. Hayashi T. et al, Coherent Manipulation of Electronic States in a Double Quantum Dot, *Physical Review Letters* 91, 226804 (2003) <https://doi.org/10.1103/PhysRevLett.91.226804>
- [19]. D. Loss and D. P. DiVincenzo, Quantum computation with quantum dots, *Phys. Rev. A* 57, 120 (1998). <https://doi.org/10.1103/PhysRevA.57.120>
- [20]. J.M. Elzerman et al, Single-shot read-out of an individual electron spin in a quantum dot, *Nature* 430, 431 (2004). DOI: 10.1038/nature02693
- [21]. de Sousa, R. and Das Sarma, S., Theory of nuclear-induced spectral diffusion: Spin decoherence of phosphorus donors in Si and GaAs quantum dots, *Physical Review B* 68, 115322 (2003). <https://doi.org/10.1103/PhysRevB.68.115322>
- [22]. Simmons et al, Single-electron quantum dot in Si/SiGe with integrated charge sensing, *Applied Physics Letters* 91, 213103 (2007). <https://doi.org/10.1063/1.2816331>
- [23]. Friesen, M., P. Rugheimer, D. E. Savage, M. G. Lagally, D. W. Van Der Weide, R. Joynt, and M. A. Eriksson, Practical design and simulation of silicon-based quantum-dot qubits, *Phys. Rev. B* 67, 121301(R), (2003). <https://doi.org/10.1103/PhysRevB.67.121301>
- [24]. Lim et al, Observation of the single-electron regime in a highly tunable silicon quantum dot, *Applied Physics Letters* 95, 242102, (2009b). DOI: 10.1063/1.3272858
- [25]. Zwanenburg et al, Gate-Defined Quantum Dots in Intrinsic Silicon, *Nano Letters* 9 (3), 1071 (2009b). <https://doi.org/10.1021/nl070949k>
- [26]. Erika Kawakami PhD Thesis on "Characterization of an electron spin qubit in Si/SiGe Quantum Dot", 2016.
- [27]. D. M. Zajac et al, Scalable Gate Architecture for a One-Dimensional Array of Semiconductor Spin Qubit, *Phys. Rev. Appl.*, vol. 6, no. 5, p. 054013, Nov 2016. <https://doi.org/10.1103/PhysRevApplied.6.054013>
- [28]. R. Li, et al., A crossbar network for silicon quantum dot qubits, *Science Advances* 06 Jul 2018: Vol. 4, no. 7, eaar3960, DOI: 10.1126/sciadv.aar3960
- [29]. Maximilian Schlosshauer, Decoherence, the measurement problem, and interpretations of quantum mechanics, *Rev Mod Phys*. 76, 1267 (2005). <https://doi.org/10.1103/RevModPhys.76.1267>
- [30]. J Yoneda et al, A Quantum-Dot Spin Qubit With Coherence Limited by Charge Noise and Fidelity Higher Than 99.9, *Nat. Nanotechnol.* 13, 102 (2018). DOI: 10.1038/s41565-017-0014-x
- [31]. M. Veldhorst et al, A Two Qubit Logic Gate in Silicon, *Nature (London)* 526, 410 (2015). DOI: 10.1038/nature15263
- [32]. D. M. Zajac, Resonantly driven CNOT gate for electron spins, *Science* 359, 439 (2018). DOI: 10.1126/science.aao5965
- [33]. Reilly, D. Engineering the quantum-classical interface of solid-state qubits, *npj Quantum Inf* 1, 15011 (2015). <https://doi.org/10.1038/npjqi.2015.11>
- [34]. D. Conway Lamb et al., An FPGA-based instrumentation platform for use at deepcryogenic temperatures, *Review of Scientific Instruments* 87, 014701 (2016); <https://doi.org/10.1063/1.4939094>

- [35]. Harald Homulle et al., A reconfigurable cryogenic platform for the classical control of quantum processors Review of Scientific Instruments 88, 045103 (2017); <https://doi.org/10.1063/1.4979611>

CONTRIBUTORS

Dr. Santu Sardar received his B.E. degree from Bengal Engineering and Science University, Shibpur, India, in 2008, M.Tech. degree from IIT Guwahati, Guwahati, India and Ph.D. degree from IIT Hyderabad, Hyderabad, India. He joined the Advanced Numerical Research and Analysis Group (ANURAG), Defence Research and Development Organization (DRDO), Ministry of Defence, Hyderabad, India, as a Scientist. Currently he is serving as Director of DRDO Young Scientists' Laboratory for Quantum Technologies (DYSL-QT), a newly formed DRDO laboratory established with the mandate to forward research and development of quantum technologies in India.

Mr. Sardar was a recipient of the Technology Group Award from ANURAG, DRDO, in 2012, the Research Excellence Award from IIT Hyderabad in 2018 and Appreciation in Research Award from IIT Hyderabad in 2019.

Dr. Mamta Khaneja did her MSc (Electronics) from Delhi University and PhD from IIT Delhi. She is working as a Scientist in Solid State Physics Laboratory (SSPL), since 1994. Her initial work was towards the design, modelling, and simulation of Surface Acoustic Wave devices for signal processing and sensor applications. Later, she has worked in projects related to the development of Carbon Nanotube based field emitters and sensors and is also working in the project on graphene based Field Effect Transistors (FETs) for THz applications.

Currently, she is involved in the research towards developing fundamental understanding and capabilities of Quantum Technologies which is an area of high strategic and national importance. She has been awarded the Scientist of the Year, Technology Group Award and National Science Day Award for her work and has nearly 20 research publications to her credit.

Santu Sardar, et. al. "Electrical Silicon Spin Qubits: A Probable Route to Scalability." *IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)* 16(1), (2021): 12-17.